PATENT RESPONSE

USSN 09/921,614

AMENDED CLAIMS

1. (currently amended) A method of improving the efficiency of a synchronous mirror delay circuit synchronizing a clock signal for an integrated circuit, comprising:

providing a clock input signal (CIN), an inverted clock input signal (CIN')_a and a clock delay signal (CDLY);

detecting a plurality of phases of CIN and CDLY based on timing conditions associated with CIN and CDLY; and

selectively inputting CIN or CIN' into a synchronous mirror delay (SMD) based on the phase of CIN and CDLY to reduce a number of required delay stages in the SMD.

- 2. (currently amended) The method of claim 1 wherein the timing conditions include a period of CIN (t_{ck}) and a period from a rising edge in CIN to a rising edge in CDLY (t_{mdl}) and wherein the selectively inputting step includes inputting CIN into the SMD when $t_{mdl} > t_{ck}/2$ and inputting CIN' into the SMD when $t_{mdl} < t_{ck}/2$ to reduces reduce the number of required delay stages in the SMD.
- 3. (original) The method of claim 2 wherein the number of delay stages in the SMD is reduced substantially in half.
- 4. (original) The method of claim 2 wherein the SMD has a plurality of delay lines and wherein the number of delay stages in at least one of the SMD delay lines is reduced substantially to 59 from 128.

PATENT RESPONSE

5. (currently amended) A method of improving the efficiency of a synchronous mirror delay circuit comprising steps of synchronizing a clock signal for an integrated circuit.

providing a clock input signal (CIN), an inverted clock input signal (CIN'), and a clock delay signal (CDLY), each signal having timing characteristics;

interposing a phase detector and selection system between an external clock signal and a synchronous mirror delay (SMD) eirouit;

determining which of a number of phases the signals are in based on the timing characteristics; and

selectively directing the signals based upon the phase of the signals.

- 6. (currently amended) The method of claim 5 wherein the selectively directing step includes selectively directing CIN or CIN' to the synchronous mirror delay SMD based upon the timing characteristics of CIN and CDLY.
- 7. (currently amended) The method of claim 5 wherein the selectively directing step includes bypassing CIN or CIN' from the synchronous mirror delay SMD based upon the timing characteristics of CIN and CDLY.

PATENT RESPONSE

8. (currently amended) The method of claim 5 further including defining the timing characteristics as a period of CIN as t_{ck} and defining a period from a rising edge in CIN to a rising edge in CDLY as t_{mdl} , and wherein the determining steps includes determining that the phases include:

a first phase when $t_{mdl} > t_{ck}/2$;

a second phase when $t_{mdl} < t_{ck}/2$;

a third phase when $t_{mdl} = t_{ck}$; and

a fourth phase when $t_{mdl} = t_{ck}/2$.

9. (currently amended) A method of reducing a number of effective delay stages in a synchronous mirror delay (SMD), the method synchronizing a clock signal for an integrated circuit, comprising:

providing an internal clock signal (CIN), an inverted internal clock signal (CIN'), and a clock delay signal (CDLY) having timing characteristics;

differentiating, with a phase detector, a plurality of phases based upon the timing characteristics of CIN and CDLY; and

selecting, based on the phases, one of CIN and CIN' to be input into a synchronous mirror delay (SMD) thereby reducing the effective a number of delay stages in the SMD.

PATENT RESPONSE

10. (currently amended) A method of reducing a number of effective delay stages in a synchronous mirror delay (SMD), the method synchronizing a clock signal for an integrated circuit, comprising:

providing an internal clock signal (CIN), an inverted internal clock signal (CIN'), and a clock delay signal (CDLY) having timing characteristics;

determining a plurality of phases based upon the timing characteristics of CIN and CDLY;

for at least one phase, directing CIN' into the a synchronous mirror delay (SMD) such that a reduced number of delay stages are achieved.

11. (currently amended) The method of claim 10 wherein the timing characteristics define a period of CIN as t_{ck} and also define from a rising edge in CIN to a rising edge in CDLY as t_{mdl} and wherein the directing step occurs when $t_{mdl} < t_{ck}/2$.

PATENT RESPONSE

- 12. (currently amended) A method of reducing a number of effective delay stages in a synchronous mirror delay (SMD), the method synchronizing a clock signal for an integrated circuit comprising:
- a) providing an internal clock signal (CIN), an inverted internal clock signal (CIN'), and a clock delay signal (CDLY) having timing characteristics;
- b) determining a plurality of phases based upon the timing characteristics of CIN and CDLY;
- c) for at least one phase, directing CIN' into the SMD a synchronous mirror delay (SMD) such that a reduced number of delay stages are achieved;

wherein the timing characteristics define a period of CIN as t_{ok} and also define from a rising edge in CIN to a rising edge in CDLY as t_{mdl} , and wherein the directing step occurs when $t_{mdl} < t_{ck}/2$;

- d) multiplexing an input with an input selection multiplexor to select whether to direct the CIN or CIN' into the SMD, based on the phase determined in the determining step; and
- e) multiplexing, with an output selection multiplexor, an output of the input selection multiplexor with a SMD output, the output selection multiplexor selecting whether to output, based on the phase determined in the determining step, the SMD output or CIN bypassing the SMD, as an input to a clock tree to generate an internal clock signal.

PATENT RESPONSE

13. (currently amended) 'A memory device, comprising:

a synchronous mirror delay (SMD) eircuit; and

a phase detector connected to in electronic communication with the SMD, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the elock input signal (CIN) and the clock delay signal (CDLY) CIN and CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions of the clock input signal and the clock delay signal CIN and CDLY based on the timing characteristics, and wherein for at least one of the conditions, a number of delay stages is reduced for a selected signal to pass through the memory device reduces a number of effective delay stages in the SMD.

14. (currently amended) The eireuit memory device of claim 13 wherein the timing characteristics include a period of CIN defined as t_{ck} and a rising edge from CIN to a rising edge in CDLY is defined as t_{mdl}; and

wherein a first phase is when $t_{mdl} > t_{ck}/2$; wherein a second phase is when $t_{mdl} < t_{ck}/2$; wherein a third phase is when $t_{mdl} = t_{ck}$; and wherein a fourth phase is when $t_{mdl} = t_{ck}/2$.

PATENT RESPONSE

- 15. (currently amended) The eircuit memory device of claim 14 wherein when $t_{mdl} < t_{ck}/2$ the number of effective delay stages in the SMD is comparable to when $t_{mdl} > t_{ck}/2$.
- 16. (currently amended) The eircuit memory device of claim 14 wherein the number of effective delay stages when $t_{mdl} < t_{ck}/2$ is reduced by substantially one-half.
- 17. (currently amended) The eircuit memory device of claim 14 wherein the number of effective delay stages when $t_{mdl} < t_{ck}/2$ is reduced from 128 to substantially 59.

PATENT RESPONSE

18. (currently amended) A synchronous mirror delay system, comprising:

a synchronous mirror delay (SMD); and

a phase detector associated with the SMD, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and the CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions based on the timing characteristics of CIN and CDLY, and wherein <u>for</u> at least one of the conditions, a number of <u>delay stages is reduced for a selected signal to pass through the system reduces the number of effective delay stages in the SMD</u>;

wherein the timing characteristics define a period of CIN as t_{ck} and also define a period from a rising edge in CIN to a rising edge in CDLY as t_{mdl}, and wherein the plurality of conditions include:

a first phase when $t_{mdl} > t_{ck}/2$;

a second phase when $t_{mdl} < t_{ck}/2$;

a third phase when t_{mdl} = t_{ck}; and

a fourth phase when $t_{mdl} = t_{ck}/2$;

wherein the number of effective delay stages in the second phase is reduced; and wherein in the third and fourth phases, CIN bypasses the SMD.

PATENT RESPONSE

19. (currently amended) A synchronous mirror delay synchronizing circuit for use with an external clock signal integrated circuit, comprising:

an input buffer having an input for receiving the external clock signal to produce and an output related to a clock input signal (CIN), an inverted clock input signal (CIN'), and a clock delay signal (CDLY), each having timing characteristics;

a synchronous mirror delay (SMD) having a measurement delay line input for connection to a measurement delay line, a measurement delay line output connected to a variable delay line input for connection to a variable delay line, the variable delay line including a variable delay line output; and

a phase detector disposed between the input buffer and the SMD, the phase detector having a first input for receiving the CIN, a second input for receiving the CDLY, the phase detector generating one of a plurality of output signal combinations, each combination corresponding to a phase of the CIN and CDLY signals based on the timing characteristics, a CDLY SMD input connected to the measurement delay line input, and a SMD output connected to the variable delay line output a circuit selectively inputting CIN or CIN' as a CIN SMD input based on the phase of the signals, and wherein for at least one of the phases, a number of delay stages is reduced for a selected signal to pass through the circuit reduces a number of effective delay stages in the SMD.

20. (original) The circuit of claim 19 wherein the timing characteristics define a period of CIN as t_{ck} and also define a period from a rising edge in CIN to a rising edge in CDLY as t_{mdl} and wherein when $t_{mdl} < t_{ck}/2$, ClN' is input into the SMD and when $t_{mdl} > t_{ck}/2$ CIN is input into the SMD.

PATENT RESPONSE

- 21. (currently amended) The circuit of claim 20 wherein the number of effective delay stages in the SMD when $t_{indl} < t_{ck}/2$ is reduced
- 22. (currently amended) The circuit of claim 20 wherein the number of effective delay stages in the SMD when $t_{mdl} < t_{ck}/2$ is reduced from 128 to substantially 59.
 - 23. (currently amended) A synchronous mirror delay system, comprising:

 a synchronous mirror delay (SMD); and

a phase detector in operational association with the SMD, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and the CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions based on the timing characteristics, and wherein a number of effective delay stages is reduced for a selected signal to pass through of the SMD is reduced.

24. (currently amended) The system of claim 23 wherein under one condition the number of effective delay stages is reduced by substantially one-half.

PATENT RESPONSE

25. (currently amended) The system of claim 23 wherein the timing characteristics define a period of CIN as t_{ck} and also define from a rising edge in CIN to a rising edge in CDLY as t_{mdl} , and wherein the plurality of conditions include:

a first phase when $t_{mdl} > t_{ck}/2$;

a second phase when $t_{mdl} < t_{ck}/2$;

a third phase when $t_{mdl} = t_{ck}$; and

a fourth phase when $t_{mdi} = t_{ck}/2$; and

wherein in for the second phase, the number of effective delay stages is reduced for a selected signal to pass through of the SMD is reduced.

26. (currently amended) A phase detection and selection eircuit system, comprising:

a phase detector for receiving a clock input signal (CIN) and a clock delay signal (CDLY), each signal having timing conditions, and generating a plurality of output signal combinations, each combination based upon the timing conditions; and

logic associated with the phase detector to select one of the output signal combinations corresponding to the timing conditions of the signals; and

wherein a phase detection and selection system circuit selectively feeds CIN or an inverted clock input signal (CIN') into a synchronous mirror delay based upon which the plurality of output signal combinations is generated and wherein a number of delay stages is reduced for a selected signal to pass through the system a number of effective delay stages is reduced.

PATENT RESPONSE

- 27. (currently amended) The eircuit system of claim 26 wherein the timing characteristics include a period of CIN defined as t_{ck} and a rising edge from CIN to a rising edge in CDLY is defined as t_{mdl}; and wherein the phases include:
 - a first phase when $t_{mdl} > t_{ck}/2$; and
 - a second phase when $t_{mdl} < t_{ck}/2$; and
 - a third phase when $t_{mdl} = t_{ck}$; and
 - a fourth phase when $t_{mol} = t_{ck}/2$,
- 28. (currently amended) The eireuit system of claim 27 wherein the number of effective delay stages is reduced.
- 29. (currently amended) The circuit system of claim 27 wherein the number of effective delay stage stages is reduced substantially by one-half.
- 30. (currently amended) The circuit system of claim 27 wherein the number of effective delay stages in the SMD when $t_{mdl} < t_{ck}/2$ is reduced from 128 to substantially 59.
 - 31-33. (canceled)

PATENT RESPONSE

34. (currently amended) A system, comprising:

a processor;

a memory controller;

a plurality of memory devices;

a first bus interconnecting the processor and the memory controller;

a second bus interconnecting the memory controller and the memory devices;

each of the memory devices having:

a synchronous mirror delay (SMD) eircuit,

a phase detector for receiving a clock input signal (CIN) and a clock delay signal (CDLY), each signal having timing conditions, and generating a plurality of output signal combinations, each combination corresponding to phases of the signals based upon the timing conditions; and

logic associated with the phase detector to select one of the output signal combinations corresponding to the timing conditions of the signals; and

wherein the timing conditions include a period of CIN (t_{ck}) and a period from a rising edge in CIN to a rising edge in CDLY (t_{mdl}) and wherein inputting CIN into the SMD when $t_{mdl} > t_{ck}/2$ and inputting CIN' into the SMD when $t_{mdl} < t_{ck}/2$ reduces a number of delay stages in the SMD.

35-75. (canceled)

PATENT RESPONSE

76. (new) A memory device, comprising:

a synchronous mirror delay (SMD); and

a phase detector in electronic communication with the SMD through at least one of a decoder and one or more multiplexors, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions of CIN and CDLY based on the timing characteristics, and wherein for at least one of the conditions, a number of delay stages is reduced for a selected signal to pass through the memory device.

77. (new) A memory device, comprising:

a synchronous mirror delay (SMD); and

a phase detector in electronic communication with the SMD through a decoder and one or more multiplexors, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions of CIN and CDLY based on the timing characteristics, and wherein for at least one of the conditions, a number of delay stages is reduced for a selected signal to pass through the memory device.

PATENT RESPONSE

78. (new) A synchronous mirror delay system, comprising:

a synchronous mirror delay (SMD); and

a phase detector associated with the SMD through at least one of a decoder and one or more multiplexors, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and the CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions based on the timing characteristics of CIN and CDLY, and wherein for at least one of the conditions, a number of delay stages is reduced for a selected signal to pass through the system;

wherein the timing characteristics define a period of CIN as $t_{\rm ck}$ and also define a period from a rising edge in CIN to a rising edge in CDLY as $t_{\rm mdl}$, and wherein the plurality of conditions include:

a first phase when $t_{mdl} > t_{ck}/2$;

a second phase when $t_{mdl} < t_{ck}/2$;

a third phase when t_{indl} = t_{ck}; and

a fourth phase when $t_{mdl} = t_{ck}/2$;

wherein the number of delay stages in the second phase is reduced; and wherein in the third and fourth phases, CIN bypasses the SMD.

PATENT RESPONSE

79. (new) A synchronous mirror delay system, comprising:

a synchronous migror delay (SMD); and

a phase detector associated with the SMD through a decoder and one or more multiplexors, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and the CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions based on the timing characteristics of CIN and CDLY, and wherein for at least one of the conditions, a number of delay stages is reduced for a selected signal to pass through the system.

wherein the timing characteristics define a period of CIN as t_{ck} and also define a period from a rising edge in CIN to a rising edge in CDLY as t_{mdl}, and wherein the plurality of conditions include:

- a first phase when $t_{mdl} > t_{ck}/2$;
- a second phase when t_{mdl} < t_{ck}/2;
- a third phase when $t_{mdl} = t_{ck}$; and
- a fourth phase when $t_{mdl} = t_{cl}/2$;
- wherein the number of delay stages in the second phase is reduced; and wherein in the third and fourth phases, CIN bypasses the SMD.

W. H. C

USSN 09/921,614

PATENT RESPONSE

80. (new) A synchronous mirror delay system comprising:

a synchronous mirror delay (SMD); and

a phase detector in operational association with the SMD through at least one of a decoder and one or more multiplexors, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and the CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions based on the timing characteristics, and wherein a number of delay stages is reduced for a selected signal to pass through the SMD.

81. (new) A synchronous mirror delay system comprising:

a synchronous mirror delay (SMD); and

a phase detector in operational association with the SMD through a decoder and one or more multiplexors, the phase detector receiving a clock input signal (CIN) and a clock delay signal (CDLY), the CIN and the CDLY each having timing characteristics, the phase detector outputting a pair of branches each having a logical level, wherein the logical levels of the branches define a plurality of conditions based on the timing characteristics, and wherein a number of delay stages is reduced for a selected signal to pass through the SMD.